

# SLP18N50S / SLF18N50S 500V N-Channel MOSFET

#### **General Description**

This Power MOSFET is produced using Maple semi's advanced planar stripe DMOS technology. This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency switched mode power supplies, active power factor correction based on half bridge topology.

### Features

- 18A, 500V,  $R_{DS(on)}$  = 225m $\Omega$ @V<sub>GS</sub> = 10 V
- Low gate charge (typical 38nC)
- Low Crss ( typical 6.6pF)
- High ruggedness
- Fast switching
- 100% avalanche tested
- Improved dv/dt capability



## Absolute Maximum Ratings T<sub>c</sub> = 25°C unless otherwise noted

| Symbol           | Parameter   |                        | SLP18N50S / SLF18N50S | Units |
|------------------|---|------------------------|-----------------------|-------|
| V <sub>DSS</sub> | Drain-Source Voltage  |                        | 500                   | V     |
| I <sub>D</sub>   | Drain Current - Continuous ( $T_c = 25^{\circ}C$ )                            |                        | 18 *                  | Α     |
|                  | - Continuous (T <sub>c</sub> = 100°C)   |                        | 11.7 *                | А     |
| I <sub>DM</sub>  | Drain Current - Pulsed  | (Note 1)               | 72 *                  | А     |
| V <sub>GSS</sub> | Gate-Source Voltage   |                        | ±30                   | V     |
| EAS              | Single Pulsed Avalanche Energy (Note 2)                                       |                        | 662                   | mJ    |
| I <sub>AR</sub>  | Avalanche Current (Note 1)  |                        | 18                    | А     |
| E <sub>AR</sub>  | Repetitive Avalanche Energy (Note 1)  |                        | 70                    | mJ    |
| dv/dt            | Peak Diode Recovery dv/dt   | ecovery dv/dt (Note 3) |                       | V/ns  |
| PD               | Power Dissipation (T <sub>c</sub> = 25°C)                                     |                        | 34                    | W     |
|                  | - Derate above 25°C   |                        | 0.27                  | W/°C  |
| TJ, TSTG         | Operating and Storage Temperature Range                                       |                        | -55 to +150           | °C    |
| Τι               | Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds |                        | 300                   | °C    |
|                  |   |                        | 000                   |       |


\* Drain current limited by maximum junction temperature.


## **Thermal Characteristics**

| Symbol             | Parameter                               | SLP18N50S / SLF18N50S | Units |
|--------------------|---|-----------------------|-------|
| $R_{\theta JC}$    | Thermal Resistance, Junction-to-Case    | 3.68                  | °C/W  |
| $R_{\theta JS}$    | Thermal Resistance, Case-to-Sink Typ.   | -                     | °C/W  |
| $R_{_{\theta JA}}$ | Thermal Resistance, Junction-to-Ambient | 44.0                  | °C/W  |

| S        |
|----------|
| F        |
| 4        |
| $\infty$ |
| Ž        |
| S        |
| Š        |
| /        |
| S        |
| F        |
| <u>–</u> |
| 8        |
| Z        |
| 0        |
| Ś        |

| Symbol                      | Parameter  | Test Conditions   | Min | Тур  | Max  | Units |
|-----------------------------|--|---|-----|------|------|-------|
| Off Ch                      | aracteristics  |   |     |      |      |       |
| BV <sub>DSS</sub>           | Drain-Source Breakdown Voltage   | V <sub>GS</sub> = 0 V, I <sub>D</sub> = 250 uA                | 500 |      |      | V     |
| ∆BV <sub>DSS</sub><br>/ ∆TJ | Breakdown Voltage Temperature<br>Coefficient   | I <sub>D</sub> = 250 uA, Referenced to 25℃                    |     | 0.51 |      | V/°C  |
| I <sub>DSS</sub>            | Zero Gate Voltage Drain Current  | V <sub>DS</sub> = 500 V, V <sub>GS</sub> = 0 V                |     |      | 1    | uA    |
|                             |  | V <sub>DS</sub> = 400 V, T <sub>C</sub> = 125°C               |     |      | 10   | uA    |
| I <sub>GSSF</sub>           | Gate-Body Leakage Current, Forward   | V <sub>GS</sub> = 30 V, V <sub>DS</sub> = 0 V                 |     |      | 100  | nA    |
| Igssr                       | Gate-Body Leakage Current, Reverse   | V <sub>GS</sub> = -30 V, V <sub>DS</sub> = 0 V                |     |      | -100 | nA    |
| On Cha                      | aracteristics  |   |     |      |      |       |
| V <sub>GS(th)</sub>         | Gate Threshold Voltage   | V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 uA   | 3.0 |      | 5.0  | V     |
| R <sub>DS(on)</sub>         | Static Drain-Source<br>On-Resistance   | V <sub>GS</sub> = 10 V, I <sub>D</sub> = 9 A                  |     | 225  | 330  | mΩ    |
| <b>g</b> FS                 | Forward Transconductance   | V <sub>DS</sub> = 40 V, I <sub>D</sub> =9 A (Note 4)          |     | 19   |      | S     |
| Dynam                       | ic Characteristics   |   |     |      |      |       |
| Ciss                        | Input Capacitance  |   |     | 2219 |      | pF    |
| Coss                        | Output Capacitance   | V <sub>DS</sub> = 25 V, V <sub>GS</sub> = 0 V,<br>f = 1.0 MHz |     | 321  |      | pF    |
| C <sub>rss</sub>            | Reverse Transfer Capacitance   | 1 - 1.0 WH2   |     | 6.6  |      | pF    |
| Switch                      | ing Characteristics  |   |     |      |      | -     |
| t <sub>d(on)</sub>          | Turn-On Delay Time   |   |     | 34   |      | ns    |
| tr                          | Turn-On Rise Time  | $V_{DD} = 250 \text{ V}, \text{ I}_{D} = 18 \text{ A},$       |     | 46   |      | ns    |
| $t_{d(off)}$                | Turn-Off Delay Time  | R <sub>G</sub> = 25 Ω<br>(Note 4, 5)                          |     | 89   | -    | ns    |
| t <sub>f</sub>              | Turn-Off Fall Time   |   |     | 41   |      | ns    |
| Qg                          | Total Gate Charge  | V <sub>DS</sub> = 250 V, I <sub>D</sub> = 18 A,               |     | 38   |      | nC    |
| Qgs                         | Gate-Source Charge   | V <sub>GS</sub> = 10 V  |     | 12   |      | nC    |
| $Q_{gd}$                    | Gate-Drain Charge  | (Note 4, 5)   |     | 13   |      | nC    |
| Drain-S                     | Source Diode Characteristics a   | nd Maximum Ratings  |     |      |      |       |
| ls                          | Maximum Continuous Drain-Source Diode Forward Current  |   |     |      | 18   | А     |
| I <sub>SM</sub>             | Maximum Pulsed Drain-Source Diode F  | Forward Current   |     |      | 72   | А     |
| Vsd                         | Drain-Source Diode Forward Voltage   | V <sub>GS</sub> = 0 V, I <sub>S</sub> = 18 A                  |     |      | 1.4  | V     |
| t <sub>rr</sub>             | Reverse Recovery Time  | V <sub>GS</sub> = 0 V, I <sub>S</sub> = 18A,                  |     | 337  |      | ns    |
| Qrr                         | Reverse Recovery Charge  | dI <sub>F</sub> / dt = 100 A/us (Note 4)                      |     | 4.3  |      | uC    |
| -4.1mH, I                   | tating : Pulse width limited by maximum junction<br>$A_{AS} = 18A, V_{DD} = 50V, R_G = 25\Omega, Starting T_J = 25^{\circ}C$<br>i/dt ≤ 200A/us, V <sub>DD</sub> ≤ BV <sub>DSS</sub> Starting T_J = 25^{\circ}C | •   |     |      |      |       |






55°C 25°C

ID=18A


45


30 35 40

15 20 25





SLP18N50S / SLF18N50S





**SLP18N50S / SLF18N50S** 





## Disclaimer

The content specified herein is for the purpose of introducing Msemitek's products (here in after "Products"). The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. Examples of application circuits, circuit constants and any other information contained herein illustrate the standard usage and operations of the Products. The peripheral conditions must be taken into account when designing circuits for mass production.

Msemitek does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of the Products or technical information described in this document.

The products are not designed or manufactured to be used with any equipment, device or system which requires an extremely high level of reliability the failure or malfunction of which may result in a direct threat to human life or create a risk of human injury (such as a medical instrument, transportation equipment, aerospace machinery, nuclear-reactor controller, fuel-controller or other safety device). Msemitek shall bear no responsibility in any way for use of any of the Products for the above special purposes.

Although, Msemitek endeavors to improve the quality and reliability of it's products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Msemitek's product.

The content specified herein is subject to change for improvement without notice. When using a Msemitek's product, be sure to obtain the latest specifications.